

**SCHEME OF EXAMINATION
&
DETAILED SYALLBUS**

for

**Bachelor / Master of Technology (Dual Degree)
Computer Science**



**Guru Gobind Singh Indraprastha University
Kashmere Gate, Delhi [INDIA] –110 403
*www.ipu.ac.in***

Guru Gobind Singh Indraprastha University
Kashmere Gate, Delhi – 110 403 [INDIA]

www.ipu.ac.in

SCHEME OF EXAMINATION

First Semester

Paper Code	ID	Paper	L	T/P	Credits
Theory Papers					
HS101	98101	Communication Skills-I	2	1	3
BA103	99103	Chemistry – I	2	1	3
IT105	15105	Introduction to Computers	3	-	3
IT107	15107	Electrical Science	3	1	4
BA109	99109	Mathematics – I	3	1	4
BA111	99111	Physics – I	2	1	3
HS119*	98119	Impact of Science & Technology on Society – I	1	-	1
Practical/Viva Voce					
BA151	99151	Chemistry-I Lab	-	2	1
BA153	99153	Physics-I Lab	-	2	1
IT155	15155	Computer Lab	-	2	1
IT157	15157	Engineering Graphics-I	-	2	1
IT159	15159	Electrical Science Lab	-	2	1
Total			16	15	26

*NUES

Guru Gobind Singh Indraprastha University
Kashmere Gate, Delhi – 110 403 [INDIA]

www.ipu.ac.in

SCHEME OF EXAMINATION

Second Semester

Paper Code	ID	Paper	L	T/P	Credits
Theory Papers					
HS102	98102	Communication Skills – II	1	2	3
IT104	15104	Engineering Mechanics	3	1	4
BA108	99108	Mathematics – II	3	1	4
BA110	99110	Physics-II	2	1	3
BA114	99114	Statistics Theory of Probability and Linear Programming	2	1	3
BA118	99118	Chemistry-II	2	1	3
HS126*	98126	Impact of Science & Technology on Society – II	1	-	1
IT128	15128	Data Structures	3	0	3
Practical/Viva Voce					
BA156	99156	Physics –II Lab	-	2	1
BA162	99162	Chemistry –II Lab	-	2	1
IT152	15152	Data Structure Lab	-	2	1
IT154	15154	Engineering Graphics-II lab	-	2	1
Total			16	16	28

*NUES

Guru Gobind Singh Indraprastha University
Kashmere Gate, Delhi – 110 403 [INDIA]

www.ipu.ac.in

SCHEME OF EXAMINATION

Third Semester

Paper Code	ID	Paper	L	T/P	Credits
Theory Papers					
IT201	15201	Computational Methods	3	1	4
IT203	15203	Circuits and Systems	3	1	4
IT205	15205	Electronic Devices and Circuits	3	1	4
IT207	15207	Object Oriented Programming Using C++	3	1	4
IT209	15209	Computer Graphics	3	1	4
IT211	15211	Database Management Systems	3	1	4
Practical/Viva Voce					
IT251	15251	Electronic Devices and Circuits Lab.	-	2	1
IT253	15253	Computation Lab.	-	2	1
IT255	15255	Object Oriented Programming Lab.	-	2	1
IT257	15257	Computer Graphics Lab.	-	2	1
IT259	15259	DBMS Lab.	-	2	1
Total			18	16	29

*NUES

Guru Gobind Singh Indraprastha University
Kashmere Gate, Delhi – 110 403 [INDIA]

www.ipu.ac.in

SCHEME OF EXAMINATION

Fourth Semester

Paper Code	ID	Paper	L	T/P	Credits
Theory Papers					
IT202	15202	Java Programming	3	1	4
IT204	15204	Multimedia Applications	3	1	4
IT206	15206	Switching Theory and Logic Design	3	1	4
MS208	39208	Organization Behaviour	3	1	4
IT210	15210	Foundations of Computer Science	3	1	4
IT212	15212	Software Engineering	3	1	4
Practical/Viva Voce					
IT252	15252	Java Programming Lab.	-	2	1
IT254	15254	Multimedia Lab.	-	2	1
IT256	15256	Switching Theory and Logic Design Lab.	-	2	1
IT258	15258	Software Engineering Lab.	-	2	1
Total			18	14	28

*NUES

Guru Gobind Singh Indraprastha University
 Kashmere Gate, Delhi – 110 403 [INDIA]
www.ipu.ac.in
SCHEME OF EXAMINATION

Fifth Semester

Paper Code	ID	Paper	L	T/P	Credits
Theory Papers					
IT301	15301	Theory of Computation	3	1	4
IT303	15303	Analog and Digital Communication	3	1	4
IT305	15305	Computer Architecture	3	1	4
IT307	15307	Digital Signal Processing	3	1	4
IT309	15309	Object Oriented Software Engineering	3	1	4
IT311	15311	Digital Design Using VHDL	3	1	4
Practical/Viva Voce					
IT351	15351	.Analog & Digital Communications Lab.	-	2	1
IT353	15353	Digital Signal Processing Lab	-	2	1
IT355	15355	Digital Design Lab.	-	2	1
IT357*	15357	Summer Training (Conducted at the end of the 4 th Semester) Report, Seminar and Viva – Voce	-	-	1
Total			18	12	28

*NUES

Guru Gobind Singh Indraprastha University
Kashmere Gate, Delhi – 110 403 [INDIA]
www.ipu.ac.in

SCHEME OF EXAMINATION

Sixth Semester

Paper Code	ID	Paper	L	T/P	Credits
Theory Papers					
IT302	15302	Microprocessors	3	1	4
IT304	15304	Computer Networks	3	1	4
IT306	15306	Algorithm Analysis and Design	3	1	4
IT308	15308	Compiler Design	3	1	4
IT310	15310	Operating System Design Concepts	3	1	4
Practical/Viva Voce					
IT352	15352	Microprocessor Lab.	-	2	1
IT354	15354	Algorithm Analysis & Design Lab.	-	4	2
IT356	15356	Compiler Design Lab.	-	2	1
Total			15	13	24

*NUES

Guru Gobind Singh Indraprastha University
Kashmere Gate, Delhi – 110 403 [INDIA]

www.ipu.ac.in

SCHEME OF EXAMINATION

Seventh Semester

Code	Paper ID	Paper	L	T/P	C
Theory Papers					
IT401	15401	Advanced Computer Networks	3	1	4
IT403	15403	Software Testing	3	1	4
Electives (Choose any two)					
IT405	15405	Distributed Systems	3	1	4
IT407	15407	Artificial Intelligence	3	1	4
IT409	15409	Simulation and Modeling	3	1	4
IT411	15411	Digital Image Processing	3	1	4
IT413	15413	Front End Design Tools and Web Technologies	3	1	4
IT415	15415	Advanced Java Programming	3	1	4
Practicals					
IT451	15451	ACN Lab.	-	2	1
IT461	15461	Software Testing Lab.	-	2	1
IT455	15455	Laboratory Assignments	-	2	1
IT457	15457	Minor Project	-	-	5
IT459*	15459	Summer Training (Conducted at the end of the 6 th Semester) Report, Seminar and Viva - Voce	-	-	1
Total			12	10	25

*NUES

Guru Gobind Singh Indraprastha University
Kashmere Gate, Delhi – 110 403 [INDIA]

www.ipu.ac.in

SCHEME OF EXAMINATION

Eighth Semester

Code	Paper ID	Paper	L	T/P	C
HS402*	98402	Technical Writing	2	-	2
Electives (Choose any two)					
IT404	15404	Advanced Computer Architecture	3	1	4
IT406	15406	Control Systems	3	1	4
IT408	15408	Advanced Database Management Systems	3	1	4
IT410	15410	Soft Computing	3	1	4
IT412	15412	Natural Language Processing	3	1	4
IT414	15414	Windows .Net Framework and C# Programming	3	1	4
Practicals					
IT452	15452	Major Project (Report)	-	-	8
IT454	15454	Viva – Voce (On major project)	-	-	2
IT456*	15456	Seminar and progress report	-	-	1
IT458	15458	Laboratory Assignments	-	-	1
Total			8	2	22

*NUES

Note:

1. ‘*’ Marked papers are NUES papers.
2. Total number of credits in BTECH(IT) = 210
3. The minimum number of credits to be earned for the award of the degree is = 200
4. Papers from M.Tech. (2 years) programme may also be opted for IT/CSE/DCW.

Code: IT 301

L:3 T/P:1 C: 4

Paper ID: 15301

Paper: Theory of Computation

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

- 1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.**
- 2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks**

Unit I

Automata and Language Theory: Chomsky Classification, Finite Automata, Deterministic Finite Automata (DFA), Non-Deterministic Finite Automata (NFA), Regular Expressions, Equivalence of DFAs, NFAs and Regular Expressions, Closure properties of Regular grammar, Non-Regular Languages, Pumping Lemma.

Unit II

Context Free Languages: Context Free Grammar (CFG), Parse Trees, Push Down Automata (deterministic and non-deterministic) (PDA), Equivalence of CFGs and PDAs, Closure properties of CFLs, Pumping Lemma, Parsing, LL(K) grammar.

Unit III

Turing Machines and Computability Theory: Definition of Turing Machine, Extensions of Turing machines, Non – deterministic Turing machines, Equivalence of various Turing Machine Formalisms, Church – Turing Thesis, Decidability, Halting Problem, Reducibility, Recursion Theorem.

Unit IV

Complexity Theory: Time and Space measures, Hierachy theorems, Complexity classes P, NP, L, NL, PSPACE, BPP and IP, complete problems, P versus NP conjecture, quantiers and games, provably hard problems, relativized computation and oracles, probabilistic computation, interactive proof systems.

Text:

1. M. Sipser, “Introduction to the Theory of Computation”, Thompson Press, 2006.
2. J. Hopcroft, R. Motwani, and J. Ullman, “Introduction to Automata Theory, Language and Computation”, Pearson, 2nd Ed, 2006.

References:

1. H. R. Lewis and C. H. Papadimitriou, “Elements of the Theory of Computation”, Pearson, 2nd Ed, 1997.
2. D. Cohen, “Introduction to Computer Theory, Wiley, N. York, 2nd Ed, 1996.
3. J. C. Martin, “Introduction to Languages and the Theory of Computation”, TMH, 2nd Ed. 2003.
4. K. L. Mishra and N. Chandrasekharan, “Theory of Computer Science”, PHI, 1996.

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.
2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

Unit I

Introduction: Block diagram of Electrical communication system, Radio communication: Types of communications, Analog, pulse and digital, Types of signals, Fourier transform for various signals, Fourier spectrum, Power spectral density, Auto correlation, convolution.

Amplitude Modulation : Need for modulation, types of AM Methods (AM,DSBSC, SSBSC), power and bandwidth requirements, generation and demodulation of AM: Diode detector, product detector, product demodulation for DSBSC&SSBSC.

Unit II

Angle modulation: Frequency and phase modulations, advantages of FM over AM, Bandwidth consideration, Narrow band and Wide band FM, comparison of FM&PM Pulse Modulations: Sampling, Nyquist rate of sampling, sampling theorem for band limited signals, PAM, regeneration of baseband signal, PWM&PPM, Time division Multiplexing, FDM, Asynchronous Multiplexing.

Unit III

Digital communication: Advantages, Block diagram of PCM, Quantization, Effect of Quantization, Quantization error, Base band digital signal, DM,ADM,ADPCM and comparison.

Digital modulation: ASK,FSK,PSK,DPSK,QPSK and QAM demodulation, coherent and incoherent reception, Modems.

Unit IV

Information theory : Concept of Information, Rate of information and entropy, Source coding for optimum rate of information, Coding efficiency, Shannon_Fano and Huffman coding. noise, noise temperature, S/N ratio & Noise figure.S/N trade off.

Error control coding: Introduction, Error detection and correction codes, block codes and convolution codes.

Text:

1. W. Tomasi, "Electronic communications systems(baics through advanced)", Pearson Education, 2th ed, 2004.
2. H. Taub and D. L. Schilling, "Principles of Communication Systems", TMH, 2003.

Reference:

1. J. C. Hancock, "An Introduction to the Principles of Communication Theory", McGraw Hill, 1961.
2. S. Haykins, "Introduction to Analog and Digital Communication", Wiley, 1986.
3. G. Kennedy and B. Davis, "Electronic communication systems", TMH, 1993.
4. J. G. Proakis, M. S.alehi, "Communications Systems Engineering", PHI, 2nd ed, 2002.
5. D. Roddy and J. Coolen, "Electronic Communications", PHI, 1995.
6. S. Haykins, "Communication Systems", Wiley, 2001.

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.
2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

Unit I

Computer Arithmetic and Register transfer language:

Unsigned notation, signed notation, binary coded decimal, floating point numbers, **IEEE 754 floating point standard**, Micro-operation, Bus and Memory Transfers, Bus Architecture, Bus Arbitration, Arithmetic Logic, Shift Micro operation, Arithmetic Logic Shift Unit.

Unit II

Instruction set architecture & computer organization

Levels of programming languages, assembly language instructions, **8085 instruction set architecture**, Instruction Codes, Computer Registers, Computer Instructions, Timing & Control, Instruction Cycle, Memory Reference Instructions, Input-Output and Interrupts

Unit III

Control Design:

Instruction sequencing & interpretation, Hardwired & Micro Programmed (Control Unit), Micromprogrammed computers, Micro coded CPU: Pentium processor

CPU Design

Specifying a CPU, Design & implementation of simple CPU, General Register Organization, Stack Organization, Instruction Formats, Addressing Modes, **Internal architecture of 8085 microprocessor.**

Unit IV

Memory organization

Memory Technology, Main Memory (RAM and ROM Chips), Virtual memory, High-speed memories

Input/Output organization

Asynchronous Data Transfers, Programmed I/O, interrupts, Direct memory Access, Serial communication, UARTs, **RS-232-C & RS-422** standard

Text:

1. J. D. Carpinelli, "Computer Systems Organization and Architecture", Pearson Education, 2006.
2. J. P. Hayes, "Computer Architecture and Organization", McGraw Hill, 1988.

Reference:

1. J. L. Hennessy and D. A. Patterson, "Computer Architecture: A quantitative approach", Morgan Kaufman, 1992.
2. W. Stallings, "Computer organization and Architecture", PHI, 7th ed, 2005.
3. B. Parhami, "Computer Architecture: From Microprocessors to Supercomputers", Oxford University press, 2006.

Code: IT 307
PaperID: 15307

L:3 T/P:1 C: 4
Paper : Digital Signal Processing

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.
2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

Unit I

Signals and signal Processing: Characterization & classification of signals, typical Signal Processing operations, example of typical signals, typical Signals Processing applications.

Time Domain Representation of Signals & Systems: Discrete Time Signals, Operations on Sequences, the sampling process, Discrete-Time systems, Time-Domain characterization of LTI Discrete-Time systems.

Unit II

Transform-Domain Representation of Signals: Discrete Fourier Transform (DFT), DFT properties, computation of the DFT of real sequences, Linear Convolution using the DFT. Z-transforms, Inverse z-transform, properties of z-transform.

Unit III

Computation of the Discrete Fourier Transform: Computational complexity of the direct computation of the DFT, different approaches for reducing the computations, Decimation-in-Time FFT algorithms, Decimation-in-frequency FFT algorithms.

Unit IV

Digital Filter Structure: Block Diagram representation, Signal Flow Graph Representation, Signal Flow Graph Representation, FIR Digital Filter Structure, IIR Filter Structures, Parallel all pass realization of IIR Filter design based on Frequency Sampling approach.

Text / Reference:

1. A. Y. Oppenheim and R. W. Schater, "Digital Signal Processing", PHI 1975.
2. Sanjit K. Mitra, "Digital Signal Processing: A Computer based approach", TMH, 2005.
3. J. G. Proakis and D.G. Manolakis, "Digital Signal Processing, Principals, Algorithms, and Applications", Pearson Education, 4th ed., 2007.
4. A. Y. Oppenheim, R. W. Schater and J. R. Buck, "Discrete Time Signal Processing", PHI 1999.

Code No.: IT 309

L:3 T/P:1 C: 4

PaperID: 15309

Paper: Object Oriented Software Engineering

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.
2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

Unit I

Introduction to Software Engineering: Software Engineering Development, Software Life Cycle Models, Standards for developing life cycle models.

Object Methodology & Requirement Elicitation: Introduction to object Oriented Methodology, Overview of Requirements Elicitation, Requirements Model-Action & Use cases, Requirements Elicitation Activities, Managing Requirements Elicitation.

Unit II

Architecture: Model Architecture, Requirements Model, Analysis Model, Design Model, Implementation Model, Test Model

Unit III

Modeling with UMLZ: Basic Building Blocks of UML, A conceptual Model of UML, Basic Structural Modeling , UML Diagram

System Design: Design concepts & activities, Design Models, Block design, Testing

Unit IV

Testing Object Oriented Systems: Introduction, Testing Activities & Techniques, The Testing Process, Managing Testing

Case Studies

Text Books:

1. I. Jacobson, "Object-Oriented Software Engineering: A Use Case Driven Approach", Pearson, 1992
2. B. Breugge and A. H. Dutoit, "Object Oriented Software Engineering: Using UML, Patterns, and Java", Prentice Hall, 2004.
3. G. Booch, J. Rumbaugh and I. Jacobson, "The Unified Modeling Language User Guide" Addison-Wesley, 2005.

Code No.: IT 311

L:3 T/P:1 C: 4

PaperID: 15311

Paper: Digital Design using VHDL

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

- 1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.**
- 2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks**

Unit I

Introduction to HDLs, Design Flow, Synthesis, VHDL Basics, Data types, Operators, concurrent coding, Structural and Behavioral Modeling, Design of Adder, Subtractor, Decoder, Encoder, Code converter, Multiplexer, VHDL for Combinational Circuits Blocks

Unit II

Sequential Code, Control Structure, Attributes, VHDL for Flip – Flops, Registers, Counters, Signals and Variable, Bus Structure, Implementation of Bus Structure using Multiplexer, Implementation of simple processor

Unit III

State Machine, State diagram, state table, state assignment, RTL for state Machine Design Styles, Mealy State Model, Specification of Mealy FSM using VHDL, VHDL for Moore type FSM, Specify the state assignment in VHDL code, Design of Serial adder using FSM.

Unit IV

Design and Implementation of Arbitrator Circuit, Algorithm State Machine Charts, VHDL for SRAM, VHDL Design for Shift-and-add Multiplier, VHDL Design of Floating point Adder circuit, VHDL timing, modeling modeling with Delta time Delays, Inertial/Transport Delay

Text:

1. B. Vranesic, “Fundamental of Digital Logic Design with VHDL”, TMH, 2007.
2. V. A. Pedroni, “Circuit Design with VHDL”, PHI, 2005

References:

1. B. Cohen, “VHDL coding Styles and Methodologies”, Springer, 2005
2. C. H. Roth, “Digital System Design using VHDL”, Thomson Learning 2005
3. J F Wakerly, “Digital Design Principles and Practice”, Pearson Education Press 2007
4. S. Ghose, “Hardware Description Languages”, PHI 2005
5. P.J. Ashendern, “The Designer Guide to VHDL”, Morgan Kaufmann, 2005
6. D J Smith, “HDL Chip Design”, Don Publisher, 2005
7. D. L. Perry, “VHDL programming”, TMH, 2005
8. K.C. Chang and M Loeb, “Digital Systems Design with VHDL and Synthesis”, Wiley, 2005
9. J. Bhaskar, “A VHDL Synthesis Primer”, BSP, 2006.
10. J. Bhaskar, “A VHDL Primer”, Pearson Education, 2005
11. S. Lee, “Advanced Digital Logic Design Using VHDL, State Machines, and Synthesis for FPGA’s”, Morgan Kaufmann, 2007

Code No.: IT 302

L:3 T/P:1 C: 4

Paper ID: 15302

Paper: Microprocessors

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.
2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

Unit I

Introduction – Microprocessors Evolution and types (Intel 4004 – Pentium IV and road maps), Overview of 8085, 8086, 80286, 80386, 80486, Pentium processors and Micontrrollers.

Unit II

Architecture of 8086 – Register Organization, Execution unit, Bus Interface Unit, Signal Description, Physical Memory Organization, General Bus Operation, I/O addressing capabilities, Minimum mode and maximum mode timing diagrams, Comparison with 8088

Unit III

8086 programming – Assembly language program development tools (editor, linker, loader, locator, Assembler, emulator and Debugger), Addressing modes, Instruction set descriptions, Assembler directives and operators, Procedures and Macros. (Writing programs for use with an assembler MASM)

Unit IV

8086 Interfacing – Interfacing 8086 with semiconductor memory, 8255, 8254/ 8243, 8251, 8279, A/D and D/A converters. Numeric processor 8087, I/O processor 8089 tightly coupled and loosely coupled systems.

Text:

1. D.V. Hall, “Microprocessors and Interfacing”, TMH, 2nd Ed. 1991.
2. Y.-C. Liu and G. A. Gibson, “Microprocessor Systems: The 8086/8088 family Architecture, Programming & Design”, PHI, 2000.

References:

1. J. L. Antonakes, “An Introduction to the Intel Family of Microprocessors”, Thomson, 1996.
2. K. J. Ayala, “The 8086 microprocessor”, Thomson, 1995
3. Peter Able, “IBM PC assembly language programming”, PHI, 2000.
4. A. K. Ray and K M Bhurchandi, “Advanced Microprocessors and Peripherals”, TMH, 2000.

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

- 1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.**
- 2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks**

Unit I

Introduction: Uses of Computer Networks, Network and Protocol Architecture, Reference Model (ISO-OSI, TCP/IP-Overview)

Physical Layer: Data and signals, Transmission impairments, Data rate limits, performance factors, Transmission media, Wireless transmission, Telephone system (Structure, trunks, multiplexing & Switching)

Unit II

Data Link Layer: Design issues, Error detection & correction, Data Link Protocols, sliding window protocols, HDLC, WAN Protocols.

Unit III

Medium Access Sub layer: Channel allocation problem, multiple access protocols, IEEE standard 802.3 & 802.11 for LANS and WLAN, high-speed LANs, Network Devices-repeaters, hubs, switches bridges.

Unit IV

Network Layer: Design issues, Routing algorithms, congestion control algorithms, Internetwork protocols, Internetwork operation

Text :

1. B. A Forouzan., "Data Communications & Networking", 4th Ed, Tata McGraw Hill, 2007.
2. A. S. Tanenbaum. "Computer networks", Pearson Education, 4th ed , 2006.

References:

1. W. Stallings, "Data and Computer Communications", Pearson Education, 8th Ed, 2007.
2. D. E. Comer., "Computer Networks & Internets", Pearson Education, 4th Ed, 2007
3. N. Olifer and V. Olifer, "Computer Networks", Wiley, 2006
4. L. L. Peterson and B. S. Davie, "Computer Networks", Elsevier, 4th Ed, 2007.
5. L. A. Gallo, "Computer Communications & networking technologies", Cengage Learning, India 1st Ed, 2007.

Code: IT 306
Paper ID: 15306

L:3 T/P:1 C: 4
Paper: Algorithm Analysis and Design

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.
2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

Unit I

Growth of Functions, Summations, Algorithm Design Paradigms, Sorting in Linear Time: Counting sort, Radix Sort, Bucket Sort, Medians and Order Statistics, Disjoint Set operations, Linked List representation of disjoint sets, disjoint set forests.

Unit II

Matrix Chain Multiplication, Strassen's algorithm for matrix multiplication, LCS, Optimal Binary Search Tree, General Greedy approach Vs Dynamic Programming approach Case studies: Knapsack problem, Huffman Coding Problem, Matroids

Unit III

Representation of Graphs, Breadth First Search, Depth First Search, Topological Sort, Strongly Connected Components, Algorithms of Kruskal's and Prim's, Dijkstra's and Bellman ford algorithm, All pair shortest path, Floyd Warshall Algorithm

Unit IV

String Matching: The Naïve String Matching Algorithm, The Rabin Karp Algorithm, String Matching with Finite Automata, The Knuth Morris Pratt Algorithm.

NP-Complete Problems: Polynomial Time Verification, NP-Completeness and Reducibility, NP Completeness proof, NP-Complete Problems.

Text:

1. T .H . Cormen, C . E . Leiserson, R .L . Rivest, "Introduction to Algorithms", PHI, 2001.

References:

1. A .V. Aho, J . E . Hopcroft, J . D . Ulman "The Design & Analysis of Computer Algorithms", Addison Wesley, 1998.
2. U . Manber "Introduction to Algorithms – A Creative Approach", Addison Wesley, 1998.
3. E. Horwitz and S. Sahani "Fundamentals of Computer Algorithms", Galgotia, 1998.
4. P. Linz, "An Introduction to Formal Languages and Automata", Narosa Publishing House, 2000.
5. J.E.Hopcroft and J.D.Ullman, "Introduction to Automata Theory, Languages and Computation", Addison Wesley, 1998.
6. K.L.Mishra & N.Chandrasekaran, "Theory of Computer Science", PHI,1996.
7. John C.Martin, "Introduction to Languages and Theory of Computation", TMH, 2001.

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.
2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

Unit I

Compiler Structure: Analysis-synthesis model of compilation, various phases of a compiler, tool based approach to compiler construction.

Lexical analysis: Interface with input parser and symbol table, token, lexeme and patterns, difficulties in lexical analysis, error reporting and implementation. Regular grammar & language definition, Transition diagrams, design of a typical scanner using LEX or Flex.

Unit II

Syntax Analysis: Context free grammars, ambiguity, associability, precedence, top down parsing, top down parsing, recursive descent parsing, transformation on the grammars, predictive parsing LL(1) grammar, Non LL(1) grammar, Bottom up parsing, operator precedence grammars, LR parsers (SLR, LALR, LR), Design of a typical parser using YACC or Bison.

Unit III

Syntax directed definitions: Inherited and synthesized attributes, dependency graph, evaluation order, bottom up and top down evaluation of attributes, L- and S-attributed definitions. Type checking: type: type system, type expressions, structural and name equivalence of types, type conversion, overloaded function and operators, polymorphic function. Run time system: storage organization, activation tree, activation record, parameter passing symbol table, dynamic storage allocation. Intermediate code generation: intermediate representation, translation of declarations, assignments, Intermediate Code generation for control flow, Boolean expressions and procedure calls, implementation issues.

Unit IV

Code generation and instruction selection: Issues, basic blocks and flow graphs, register allocation, code generation, DAG representation of programs, code generation from DAGS, peep hole optimisation, code generator generators, specification of machine.

Code optimisation: source of optimisations, optimisation of basic blocks, loops, global dataflow analysis, solution to iterative dataflow equations, code improving transformations, dealing with aliases, data flow analysis of structured flow graphs.

Text Book:

1. K. C. Louden, "Compiler Construction, Principle and Practice" Thomson Books, 2006
2. Alfred V. Aho, Ravi Sethi & Jeffrey D. Ullman, "Compilers Principles, Techniques & Tools". Pearson, 1998.
3. Levine, Mason, and Brown, "Lex & Yacc", O' Reilly, 1998.

References:

1. S. S. Muchnick Harcourt Asra, "Advanced Compiler Design implementation", Morgan Kaufman, 2006.
2. Allen, "Modern Compiler Implementation in C", Cambridge Uty. Press 1997
3. Alan Holub, "Compiler Design in C", PHI, 2004.
4. Vinu V. Das, "Compiler Design using FLEX and YACC" PHI, 2005

Code: IT 310
PaperID:15310

L:3 T/P:1 C: 4

Paper: Operating Systems Design Concept

INSTRUCTIONS TO PAPER SETTERS:

Maximum Marks : 60

1. Question No. 1 should be compulsory and cover the entire syllabus. This question should have objective or short answer type questions. It should be of 20 marks.
2. Apart from Question No. 1, rest of the paper shall consist of four units as per the syllabus. Every unit should have two questions. However, student may be asked to attempt only 1 question from each unit. Each question should be 10 marks

Unit I

Introduction to the Operating System: Type of OS: Batch System, Time Sharing System, Real Time System, Multiuser/Single User System, System Calls, System Call Interface.

Function of Operating System: Process Management, Memory Management, File Management, I/O Devices Management, Information Management.

Process Management: Process Concept, Process State, Process Control Block, Process Scheduling, Context Switch, CPU Scheduling, Scheduling Criteria, Scheduling Algorithms, Pre Emptive/ Non Preemptive Scheduling, Threads, Thread Structure.

Unit II

Kernel Design Concepts,

Process Synchronisation: Critical Section Problem, Race Condition, Synchronisation hardware, Semaphores, Classical Problems of Synchronisation.

Deadlocks: Characterisation, Methods for Handling Deadlocks Avoidance, Recovery and Detection.

Unit III

Design of Mini OS: MINIX

Memory Management: contiguous Allocation, External Internal Fragmentation, Paging Segmentation, Segmentation with Paging.

Virtual Memory: Virtual Memory Concept, Demand Paging, Page Replacement, PR Algorithms, Allocation of Frames, Thrashing, Working set Model.

Unit IV

Case study on DOS, Windows 2000, Windows XP, Vista, Linux

Information Management: File Concepts, Access Methods, Directory Structure, Allocation Methods: Contiguous Allocation, Linked Allocation, Indexed Allocation Free Space Management.

Device Management: Disk Structure, Disk Scheduling Algorithms, Disk Management,

Text:

1. Silbershatz and Galvin, "Operating System Concept", Addition Weseley, 2002.
2. Milan Milenkovic, Tata Mcgraw-Hill, 2000 "Operating System " Concepts & Design".
3. Godbole Ahyut "Operating System", PHI, 2003

References:

1. Charles Crowley, "Operating Systems", Tata Mcgraw-Hill Edition
2. A. S. Tannenbaum, "Operating System Concept", Addition Weseley, 2002
3. Flynn, Mchoes, "Understanding Operating System", Thomson Press, Third Edition, 2003